prashantlimbu4140 prashantlimbu4140 16-05-2023 Computers and Technology contestada develop a systemverilog module called bcd_adder.sv that adds two bcd inputs plus a carry-in and produces two bcd numbers s1 s0 , as outputs.
